Journal of Jilin University(Information Science Ed

Previous Articles     Next Articles

Design of Low-Voltage Differential Signaling Driver for CMOS Image Sensor

ZANG Fanjun1,CHANG Yuchun1,LIU Yang2,JI Yongcheng1,GUO Yangyu2,MA Cheng2,WANG Xinyang2   

  1. 1. School of Electronic Science and Engineering,Jilin University,Changchun 130012,China;2. Integrated Circuit Department,Gpixel,Changchun 130012,China
  • Received:2018-03-16 Online:2018-07-24

Abstract: In order to solve the problem of processing 1. 2 V digital signal in LVDS( Low Voltage Differential Signaling) driver with 2. 5 V power supply,due to the poor performance of traditional level conversion circuit and the problem of bit error,an LVDS interface circuit for CMOS ( Complementary Metal Oxide Semiconductor)image sensor chip is designed. The digital circuit is powered by 1. 2 V and the LVDS driver is powered by 2. 5 V. This paper proposes two level shifting circuit schemes to solve this problem. In the first solution,hysteresis comparator is used as the level shifter. In the second solution,the 1. 2 V digital signal is level shifted first,then the D trigger is used to sampling the shifted signal and the error code will be avoided. TowerJazz 65 nm CMOS technological process is employed for tape-out verification. After the tests,the problem of LVDS driver error code can be efficiently solved by these two solutions.

Key words: complementary metal oxide semiconductor (CMOS) image sensor, low voltage differential signaling(LVDS) driver, level shifter

CLC Number: 

  • TN453