›› 2012, Vol. ›› Issue (06): 1505-1509.
Previous Articles Next Articles
HAN Li-min, GAO De-yuan, FAN Xiao-ya, SHI Li-wen, AN Jian-feng
CLC Number:
| [1] Dybdahl H, Stenström P,Natvig L.An LRU-based replacement algorithm augmented with frequency of access in shared chip-multiprocessor Caches[C]//Proceedings of the 2006 Workshop on Memory Performance: Dealing with Applications,Systems and Architectures,New York,USA,2006:45-52. [2] Kharbutli M,Yan S.Counter-based cache replacement and bypassing algorithms[J].IEEE Transaction on Computers,Washington D C,USA,2008,57(4):433-447. [3] Chaudhuri M. Pseudo-LIFO: The foundation of a new family of replacement policies for last-level caches[C]//Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, New York, USA,2009: 401-412. [4] Khan S M, Jiménez D A, Burger D, et al. Using dead blocks as a virtual victim cache[C]//Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques, New York, USA, 2010: 489-500. [5] 王震, 徐高潮. 基于IPC与公平性的共享Cache划分[J]. 吉林大学学报:理学版, 2011,49(4):740-744. Wang Zhen, Xu Gao-chao. Shared cache partitioning based on IPC and fairness[J]. Journal of Jilin University(Science Edition),2011,49(4):740-744. [6] Jason Loew. M-sim:the multi-threaded simulator. version 3.0.http://www.cs.binghamton.edu/~msim/ [7] Zahran M, McKee S A. Global management of cache hierarchies[C]//The ACM International Conference on Computing Frontiers, Bertinoro, Italy, 2010:131-139. [8] Zhou Yuan-yuan,Philbin J F,Li Kai.The multi-queue replacement algorithm for second level buffer caches[C]//In Proceedings of 2001 USENIX Annual Technical Conference,California C A,USA,2002:1-11. [9] Xiang Ling-xiang, Chen Tian-zhou, Shi Qing-song, et al. Less reused filter: improving L2 cache performance via filtering less reused lines[C]//Proceedings of the 23rd International Conference on Supercomputing, New York, USA, 2009:68-79. [10] Chandra D, Guo F, Kim S, et al. Predicting inter-thread cache contention on a chip multi-processor architecture[C]//Proceedings of the 11th International Symposium on High-Performance Computer Architecture, Washington D C, USA,2005: 1-12. [11] Jouppi N P. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers[C]//17th International Symposium on Computer Architecture, New York, USA, 1990:364-373. |
| [1] | DONG Yue-li, GUO Quan, SUN Bin, KANG Ling. Dynamic task migration optimization for molecule docking [J]. 吉林大学学报(工学版), 2015, 45(4): 1253-1259. |
| [2] | ZHANG Qing-feng,XU Jing,LI Shan-shan. Interaction-aware parallel query scheduling strategy [J]. 吉林大学学报(工学版), 2015, 45(1): 252-260. |
| [3] | REN Xiang-long, GAO De-yuan, FAN Xiao-ya, AN Jian-feng. Analysis of delay bounds for NoC based on improved asymmetric multi-channel router [J]. 吉林大学学报(工学版), 2014, 44(3): 782-787. |
| [4] | GUO Zhen-hua, WU Yan-xia, ZHANG Guo-yin, YANG Jie, GU Guo-chang. Basic block-level pointer analysis algorithm for C2VHDL compiler [J]. 吉林大学学报(工学版), 2013, 43(02): 417-423. |
| [5] | LIU Yan-heng, ZHOU Peng, WANG Jian, DENG Jun-yi. Context-aware adaptive middleware in vehicular network [J]. 吉林大学学报(工学版), 2013, 43(02): 410-416. |
|
||